A DESIGN METHOD OF ASYNCHRONOUS SEQUENTIAL CIRCUITS BASED ON FLOW DIAGRAM by Terplán, Sándor
A DESIGN METHOD OF ASYNCHRONOUS 
SEQUENTIAL CIRCUITS BASED 
ON FLOW DIAGRAM 
S. TERPLAN* 
Department of Process Control. 
Technical University, H-1521 Budapest 
Received September 29. 1984. 
Summary 
A systematic, asynchronous design method based on a flow diagram is shown. The 
realization utilizes a so-called phase-register coded lout of 11. A phase consists of so-called phase-
register cells, which are elementary asynchronous networks including edge-sensitive integrated 
circuit flip-flops. The circuits developed by the proposed method are free of critical races and 
essential hazard faults. 
1. Introduction 
For the solution of practical problems asynchronous sequential networks 
must be designed in cases when the operational speed expected from the 
network cannot be achieved otherwise. In usual cases synchronously operating 
microprogrammed networks are the main tools for solving sequential control 
problems. However, with given IC technology-e.g. bipolar TTL-wired 
asynchronous circuits always permit faster operation than microprogrammed 
circuits. With these latter the tasks to be performed simultaneously are divided 
into elementary steps, and the required operation is accomplished by 
successive steps. Even today, this fact justifies the application of asynchronous 
control units in fast-working equipment. Such are, e.g. the high-speed mass 
stores of computers, as well as their interfaces, some real-time acquisition 
devices, telecommunication and video systems, some real-time physical 
simulation systems, etc. 
The classical asynchronous design procedures starting from a flow table 
are less applicable to the design of practical control units, since the flow table 
becomes puzzling by its vast dimensions. At the same time, the necessity of 
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testing for essential hazards and critical races makes the designing work too 
complicated. 
In recent years new procedures which try to solve the above-mentioned 
problems have been reported in literature. One group of procedures is based on 
the application of elementary asynchronous edge-sensitive sequential net-
works. Such edge-sensitive elements are, e.g., the M and G elements [7J, the J-T 
flip-flop and the D-TSFF [9]. 
To describe the operation, various "edge-sensitive" flow tables are used 
which can be regarded as developed forms of the classical flow table. The edge-
sensitive elements exclude errors due to the essential hazards and critical races, 
therefore, they allow the coding procedures applicable to synchronous 
networks. However, as has been shown by E. SCHMITT and S. WENDT [12J, 
proper operation is not guaranteed even with synchronous sequential 
networks, if arbitrary coding and, e.g. edge-sensitive D or J-K flip-flops are 
used. Therefore, handling the hazard phenomena in this manner does not yield 
the final solution. As has been pointed out by J. BEISTER [13, 14J, guaranteed 
proper operation can be achieved, if the paths of signal transmission within the 
logical network are taken into account separately in the design work even in 
the case when a path consists of wires only. A detailed analysis and 
development of the "edge-sensitive design methods" are given in the work of R. 
KIRCHNER [10]. 
Besides, there is the procedure recommended by R. DA YID [11 J using a 
state graph for the description of the task. An elementary asynchronous 
sequential network, the so-called CUSA (Cellule Universelle pour Sequences 
Asynchrones) is assigned to each state. Choosing "lout of /1" to encode the 
states, the CUSA realizes the product of the disjunction of the secondary 
variables and of the input combination. The author requires certain formal 
properties of the state graph and has elaborated a systematic verification 
procedure to check their presence. Errors from essential hazard and critical 
race conditions are eliminated by the delay conditions of the CUSA built in 
advance. 
A new, interesting method of designing asynchronous sequential 
networks has been presented by A. DlTZINGER and H. M. LIpp [15, 16]. They 
made experiments with feed-back PROM and FPLA circuits and established 
that, if certain types are used, operation free of errors from hazards and critical 
races can be achieved with state coding of synchronous type. They presented 
this on the basis of the delay conditions of some circuit types. They described 
the task by means offlow diagrams, from which the functions to be realized can 
easily be read off. 
The two basic ideas that can be derived from the above descriptions and 
that can be used also in the present work are as follows: 
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- Application of flip-flops with edge-sensitive inputs as universal 
building blocks for the design of asynchronous sequential networks 
- Use of a graph instead of the flow table. 
At the Department of Process Control at the Technical University of 
Budapest successful investigations have been carried out in systematically 
designing control units of synchronous nature with the use offlow diagrams [1, 
2, 3]. The systematic procedure suitable for designing asynchronous logical 
networks to be presented in this paper is linked with these investigations. 
2. Symbols of the asynchronous flow diagram for 
the case of changes between adjacent 
combinations 
The flow chart is constructed by the designer intuitively on the basis of 
verbal given or other conditions. The operational sequence is partitioned into 
so-called phases. The phase is a concept similar to that of a state. Phase 
transitions are triggered by the changes between input combinations (input 
changes) important from the view-pont of the output sequence. These changes 
are stated by the designer in the so-called triggering flow diagram instructions 
in the form offunctions F of the input signals. The transition 0-1 taking place in 
the value of function F indicates the phase transition. The next phase is 
determined by the "yes" branch of the triggering instructions, while the present 
phase is generated by the triggering instructions connected with each other 
through the "no" branches (the sequence is irrelevant). The flow chart is normal 
with respect to the phases, i.e. a given input change can cause only one direct 
phase transition. The functions F taking part in bounding the developing new 
phase may have arbitrary value, and even a transition 1-40 may take place in the 
value of these functions F during the transition to the next phase, since the 1-40 
transitions never generate a phase transition. 
If the designer finds a condition derived from the input signals that can 
exclusively enable the respective phase transition, then he may state this in so-
called branching instructions in the form of a function G of the input signals. 
Thus, a condition or enabling function G can be assigned to each of the 
functions F. The 0-1 transition taking place at the output offunction F triggers 
a phase transition only if, during this change of the input combination, function 
G has the Jogical value 1. If the 0-1 transition occurring at the output of 
function F is not meant to trigger a phase transition, then the value of function 
G must be 0 during this change. 
Assignment of a function F and a function G to each other takes place in 
the way that the YES branch of the triggering instruction corresponding to 
function F leads to a so-called branching instruction in which function G is 
5* 
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defined in the form G = f(x). The YES branch of the branching instruction, 
which means the validity of G = 1, leads to the next phase. The two "YES" 
branches quasi "connected in series" determine the next phase. The "NO" 
branch ofthe branching instruction leads to the same place as the "NO" branch 
of the triggering instruction, i.e. to some other instruction pair taking part in 
the determination of the current phase. The two "NO" branches together, quasi 
"connected in parallel" take part in the determination of the current phase. If 
two functions F leading to different next phases agree with each other and their 
functions G are complementary, then a simpler notation can be used in the flow 
X Set of input Variables 
F Set of functions of Trigger Instructions 
G Set of functions of Branch instructions 
IF F Function Mopping 
fG G Function Mopping 
Q Set of Phases (coded 1 out of n ) 
fQ Next Phose Mopping I in form of flow diagram) 
Z Set of Output Variables 
fz Output Mopping 
Fig. 1. X: set of input variables; F: set of functions of trigger instructions; G: set of functions of 
branch instructionslF : F function mapping;fG : G function mapping; 0: set of phases (coded lout 
of n); 10: next phase mapping (in form of flow diagram) Z: set of output variables; Iz output 
mapping 
diagram. The two function pairs F and G can be replaced by one. In such a case, 
the "NO" branch of the branching instruction also leads to a next phase. 
If the Moore model is applied, the output combinations can be produced 
with the aid of the functions formed from the output of the phase flip-flops, i.e., 
the value of the output signals is assigned to the phases. This can be done 
simply if the phases are coded "1 out of n". The Moore model network structure 
corresponding to the flow diagram discussed so far is shown in Fig. 1. 
In fact, the phases mean such a partition of the states of a logical problem 
given by a normal, asynchronous primitive flow table according to the Moore 
model that each block corresponds to a phase having the following properties: 
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a) No contradictory output combinations are assigned to those states 
belonging to the same phase. 
b) There cannot be more than one stable state entry in each column of a flow 
table portion corresponding to an individual phase 
c) The columns of each adjacent input combination pair x\ Xl, where the input 
change Xk-+Xl produces during the phase transition a stable next state 
belonging to the phase, satisfy the following condition: There is no row in which 
there would be a stable state entry under Xk during the time when under Xl there 
is an entry meaning a state belonging to some other phase. With symbols: 
If fq(x\ yJ= Yi' 
fq(x l , y;)= Yj, and 
h(x l , y) = Yj' where Yi Qq, Yj E Qq' then there is no row in phase Qq in 
which 
fq(x\ Yr)= Yr, 
fq(x\ Yr)= Yp, and 
fq(x l , Yp)= Yp, where Yr E Qq, for all indices r in question, and where 
Yp Qp,Qq:f.Qp 
The partition defined in this way constitutes the basis of the procedures 
for converting a flow table into a flow diagram and of a flow diagram into a flow 
table, as detailed in [4]. Thereby, it can be demonstrated that the flow diagram 
describes the operation uniquely only if the initial states of the network are 
known. Therefore they must be specified separately. Following from the above 
partition, the specification of the initial state means the specification of the 
initial phase and an input combination. 
As a code "1 out of n" has been chosen to encode the phases, the danger 
arises that output signals required to remain constant change during the phase 
transition. This is not permissible. At the same time it is advisable to transform 
the structure according to the Moore model used so far into a Mealy model so 
as to decrease the number of states. 
For the two reasons given above the network part producing the output 
signals must be omitted from the block diagram shown in Fig. 1 and the 
network part shown in Fig. 2 has to be used instead. For this purpose the 
following instructions for setting the output signals have been introduced: 
a) SET instruction 
The output signal to which it refers will assume the logical value 1 jf Ks is or 
becomes 1 in the given phase of the network. After this the value of the 
output signal will remain unchanged until the next RESET instruction 
pertaining to the output signal occurs. 
b) RESET instruction 
The output signal to which it refers will assume a logical value 0 if K R is or 
becomes 1 in the given phase of the network. After this the value of the 
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fS [Q, KsJ=;,:> Q. KS ~ S 
fGATE [Q) =;':> Q =? GATE 
K, Set of Functions Type K, 
KO Set of Functions Type Ko 
Ks: Set of Functions Type "Set~ 
KR Set of Functions Type "Reset" 
Ko Set of Functions Type 0 
f, K, Function Mapping 
fa Ko Function Mapping 
fs 5et' Function Mapping 
fR "Reset" Function Mapping 
fO 0 Function Mapping 
Z, Output Mapping 
Zo Output Mapping 
S Set of Inputs" Set" of S- R flip- flops 
R Set of Inputs "Reset"of S-R flip-Hops 
D· Set of Inputs 0 of D-G flip- flops 
GATE,Set of Inputs G of D-G flip- flops 
Fig. 2. K 1 : set offunctions type K 1 : Ko : set of functIOns type Ko: Ks: set offunctions type "set"; 
K R : set of functions type "Reset"; K D : set of functions type DJl : K 1 function moppingJo : Ko 
function mopping; I~: "Set" function mopping; IR: "Reset" function mopping: ID: D function 
mopping; Z 1 : output mopping; Zo : output mopping; S: set of inputs "Set" of S - R flip-flops; R: 
set of inputs "Reset" of S - R Oip-Oops; D: set of inputs D of D - G Oip-Oops: GATE: set of inputs 
G of D - G Oip-Oops 
output signal will not change until the next SET instruction pertaining to the 
output signal occurs. 
c) D instruction 
The output signal to which it refers follows the variation of function K D in 
the given phase of the network, then holds the value existing at the moment 
of the appearance of the next phase until the same instruction comes on. 
d) Function instruction (K 1 type, product of sums form) 
The output signal to which it refers follows the changes of function K 1 in the 
given phase of the network: after cessation of the phase, it will assume the 
value 1 until the next function instruction (of type K 1) pertaining to the 
output signal. 
e) Function instruction (Ko type, sum of products form) 
The output signal to which it refers follows the variation of function Ko in 
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the given phase of the network; after cessation of the phase, it will assume the 
value 0 until the next function instruction (of type Ko) pertaining to the 
output. 
The instructions setting the output signals have to be placed in the phases, 
in the part bounded by the trigger instructions. In this way they will be assigned 
to the phases. 
3. Properties of the functions included in 
the flow diagram 
Functions F and G have the properties listed below: 
a) The value of any function G remains unchanged in the current phase when a 
0-1 transition occurs on the output of the associated F function. 
b) In any phase, several G functions may be enabling different phase 
transitions. But under any given input change, only one of the associated F 
functions can undergo a 0-1 transition (and actually trigger a change of 
phase). F functions without a branching instruction are paired with 
functions G Jg 1. 
c) When a phase transition is triggered under a given input change, several G 
functions in the next phase may be enabling a second phase transition under 
the same input change, but none of the associated F functions that determine 
the next phase can trigger the second transition by changing from 0 to 1. 
Again, F functions without a branching instruction are considered to be 
paired with functions G Jg 1. 
Provided that functions F and G of the flow diagram have the properties 
listed above, the functions K in the instructions setting the output signals will 
have the following properties: 
a) The output of the function KD belonging to any instruction D of the flow 
diagram does not change when the phase in which the instruction occurs is 
just beginning or ending. 
b) No 1-0 transition takes place on the output of the function K belonging to 
any instruction of type Set, Reset and Ko of the flow diagram when the phase 
in which the instruction occurs is just beginning, and no 0-1 transition may 
take place when the phase ends. 
c) No 0-1 transition takes place on the output of the function K 1 belonging to 
any K l-type instruction of the flow diagram when the phase in which the 
instruction occurs is just beginning, and no 1-0 transition may take place 
when the phase ends. 
The above properties are in fact simple formal requirements imposed on the 
flow diagram constructed on the basis of verbally given worded conditions. 
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Drawing a parallel with the flow table, properties a) and b) relative to 
functions F and G mean that a given flow table cell cannot contain two next 
state entries. Property c) means that the flow diagram is normal. The properties 
relative to functions K exclude function hazards. Reference [4J states 
conditions for checking the properties of the functions F, G, and K of the flow 
diagram. It also gives a detailed description of a test procedure by which the 
tests can be performed systematically, and which can be programmed for 
execution by computer. 
4. Realization of an asynchronous phase register 
network under the single input change condition 
4.1 Realization of functions F and G 
The functions are given explicitly in the flow diagram. In their realization 
the only requirements is freedom from static hazards. Then, assuming a two-
level realization, no peak can arise on the output of the networks, which would 
lead to malfunctioning. Changes are allowed only between adjacent input 
combinations; there are no function hazards. 
4.2 Realization of the output signals 
With the assumption that the phases are coded "1 out ofn", the mappings 
indicated in Fig. 2 can directly be accomplished by two-level logical functions 
realized free of static hazards. Accordingly, the mappings that govern the 
different types of output signals z will have the following forms: 
a) fi(Q, K d=>z 1: Type K 1 function instruction (product of sums form) 
n 
Z 1 = f1 (Qi + Kii Z1 ), where the Qi mean the phases in which a K 1-type 
i=O 
function instruction relative to output signal z 1 is located. 
b)f~(Q, Ko)=>zo: a Ko-type function instruction (sum of products form) 
n 
Zo = I (Qi' K~, zo), where the Qi mean the phases in which a Ko-type 
i=O 
function instruction relative to output signal Zo is located. 
c) f~(Q, Ks)=>S: the function acting on the Set input of the S-R flip-flop having 
output signal z (Set instruction). 
n 
Zse! = I (Qi' K~' Z), where the Qi mean the phases in which a Set instruction 
i=O 
relative to output z is located. 
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d) fR(Q, KR)~R: the function acting on the Reset input of the S-R flip-flop 
having output signal z (Reset instruction). 
n 
ZReset = L (Qi' K~Z), where the Qi mean the phases in which a Reset 
i=O 
instruction relative to output signal Z is located. 
e) fD(KD)~D and fGATE(Q)~GATE: the functions acting on the inputs of D-
G flip-flops having output signal Z (D instruction). 
Dz = K~z and GA TEz = Qi' where Qi means the phase in which the 
instruction D relative to output z is located. It can be imagined that the 
designer has placed the same instruction D into several phases of the flow 
diagram. In such a case the function connected to input GATEz will be 
modified: 
n 
GA TEz = L where the Qi mean the phases in which the (same) instruction 
i=O 
D relative to output signal Z is located. 
4.3 Introduction of the phase register structure 
If the phases are coded in "1 out of n", then the part of the network 
structure characterized by the mapping fQ(F, G, Q)*Q leads to the network 
shown in Fig. 3. The control Qiv of the phase register cell is a set of control 
signals. The phase register cell can be divided into further network parts by a 
Fig. 3 
suitable grouping of the control signals present in the set Qiv' Such a partition 
can be seen in Fig. 4. To each function F belongs a so-called phase register 
element, being in itself an asynchronous sequential circuit similar to a flip-flop. 
The disjunction of the outputs of these phase register elements is the phase 
itself. The 0--1 transition taking place at the output offunction F sets the phase 
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FQ! 
Q1 
GQ ! 
Qi 
Qf 
/ 
Previous phase 
/Qk 
Next phases 
~Ql 
GQh 
Q; 
Previous phase 
"'-Oh 
FQh 
Q; 
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CKJl 
Jm=G~h ·Qh 
1 register 
element 
CKJm 
Fig. 4 
Phase just 
existing 
/ 
Qi 
register element assigned to it if the function G belonging to function F enables 
the phase transition. The occurrence of any phase following the previous one-
i.e. the 0-1 transition taking place in the value of signal Q meaning the phase-
resets the phase register element. From the properties of the defined function 
pairs and from the code "1 out of 1)" of the phases, it follows that during the 
entire operation only one phase register element at a time is set in the network. 
4.3.1 Realization of the phase register element 
Based on the phase register structure according to Fig. 4 and on the flow 
diagram operation stated in the foregoing, the operation of the phase register 
element as an asynchronous sequential network can be described as follows: 
Worded condition; Inputs: CKJ, CKK, J 
Output: q 
1) Output q of the network changes from 0 to 1 if and only if input CKJ 
changes from 0 to 1 and during this time there is 1 on input J; the value 
of input CKK is arbitrary, and even the transition 1-0 is permitted. 
2) Output q of the network changes from 1 to 0 if and only if input CKK 
changes from 0 to 1; during this time input J may change arbitrarily, 
the value of input CKJ is arbitrary, and even the transition 1-0 is 
permitted. 
A possible realization of the network is given in Fig. 5. This choice is 
justified by the fact that a part of the network agrees with the IC D flip-flop 
SN 7474. Instead of D flip-flops IC edge-sensitive J-K flip-flops, e.g., SN 74109 
J-K flip-flop, can also be used. In this case the phase register element is simpler, 
as the J input already exists. The K input has to be connected to 1. 
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With phased coded "lout ofn", the network shown in Fig. 4is guaranteed 
to be free from errors due to critical races and essential hazards. This is due to 
the fact that the phase register element as an independent sequential network is 
constructed free from hazards and critical races, and within the asynchronous 
phase register obtained by their coupling the individual elements may have a 
control permitted by the proper operation of each element. More specifically 
Q Q 
PR CLR 
SN 7474 
D 
CK 
I 
G ~6i :r==rl~ 
'---------" /, 0 
DD 
I I 
t t 
CKJ CKK 
Fig. 5 
this means that, apart from single changes of adjacent input combinations, only 
such multiple changes of input combinations may arise at the inputs of the 
phase register element which do not affect the operation of the individual phase 
register elements. If integrated circuits such as D flip-flops are used as phase 
register elements, then the asynchronous phase register network that solves the 
logical problem can be considered to have an operation independent of the 
speed. In other words: the delays of the individual building elements (gates, flip-
flops) in relation to each other do not affect the proper operation of the whole 
network, since the proper delay conditions are built into the integrated circuit 
flip-flops by the factory. After this, one may ask what happens if the logical 
problem to be realized does not contain any essential hazard, but at the same 
time the sequential networks (phase register elements) as building blocks, 
obtained during decomposition, always contain it. In such a case the ability of 
the phase register "to be free from hazards" is not utilized. The check-up for 
essential hazards becomes superfluous just by the fact that-with the phase 
register structure applied-starting from any state of the network, essential 
hazards may be encountered, which, however, are always neutralized in the 
same way. 
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4.4 An example 
The example chosen is the data transfer block of the control unit 
connecting a high-speed peripheral having two control signals and a channel 
IBM 360 working in the selector mode. The data transfer block is part of the 
channel-side control unit and is subordinated to it. 
4.4.1 Operation 
Input signals: 
ZER: 
START: 
RDY: 
INFRDY: 
WR: 
PARF: 
VC: 
SERO: 
CM DO: 
General signal that sets the control unit into initial position 
It is displayed by the channel-side control unit when data 
transfer starts 
Displayed by the peripheral when it is ready for a new data 
transfer. An impulse with value 1 
The peripheral indicates by it the end of the byte transfer. An 
impulse with value 1 
Write when its value is 1; read when its value is 0 
When it has the value 1, the byte coming from the channel and to 
be written has a parity error 
When its value is 1, an error has arisen in the data transfer 
Service Out: a standard interface signal of IBM 360 
Command Out: a standard interface signal of IBM 360 
Output signals: 
SERI: 
INFST: 
PHI: 
Service In: a standard interface signal of IBM 360 
Its value 1 indicates to the peripheral that the data transfer block 
is ready to transfer the next byte 
With its value 1 the data transfer block indicates to the channel-
side control unit that it is ready to perform data transfer 
The output signals listed below are indications to the channel-side 
control unit. If any of them has the value 1, it takes over control from the data 
transfer block. 
PH5: The channel has found a parity error in the reading and, 
therefore, has stopped the data transfer by interface disconnect 
PH7: Data transfer stopped (byte counter full). The channel has 
responded with Command Out to Service In. 
PHS: The control unit has received data with parity error from the 
PH11: 
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channel and, therefore, the data transfer block stops transmitting 
data 
The control unit has found an error in the data transfer and, 
therefore, stops it. 
Other conditions: 
- Single input changes only 
- The channel-side control unit raises the signal START only if PH 1 = 1 
The data transfer speed of the channel is higher than that of the 
peripherals, i.e., the signal exchange SERI-SERO is sure to take place 
between two INFRDY impulses 
In the initial state of the data transfer block, the output signal PHl is 1, 
the others are 0. Then, all input signals are 0, except for the ZER signal, 
which is 1, and for the WR signal, which may have an arbitrary value. 
4.4.2. Construction of the flow diagram 
The flow diagram describing the operation of the network to be designed 
is shown in Fig. 6. The instructions are identified by their graphic symbols 
according to their types. The output signals beginning with PH are not given 
separately in the diagram, they agree with the corresponding phase output. 
4.4.3 Formal check of the flow diagram 
The properties required of the flow diagram functions are sure to be 
present in the case of this simple example, for the functions to be examined by 
pairs are either not defined on identical input signals or they are 
complementary. 
4.4.4 Network realization 
The control functions of the phase register of the designed network are 
shown in Fig. 7.a. The initial state of the network is set via the Preset and Clear 
inputs of the le flip-flops of the phase register elements. 
A possibility of simplification not seen directly from the structure of the 
network shown in Fig. 4 is as follows: 
If the same function F triggers the network from given phases into the 
same next phase under the same conditions, then the next phase can be 
produced by a single phase under the same conditions, then the next phase can 
be produced by a single phase register element to the J input to which the 
disjunction of the given phase variables is connected. This could be done with 
phases PH1, PH7 and PHl1, with the latter only because the enabling 
functions (UC) of the triggering functions also are identical. 
--~.~-.-.-B>~~--
--_<O)-
'-
Fif!,6 
Cl> 
'" 
c" 
.., 
'" "' . 
." 
c-
;,.., 
?: 
Phase Phase reg 
element 
PHI 
PH2 
PH3 
PH4 
PH5 
PH6 
PH7 
PHiS 
PH9 
PHIO 
PHII 
DESIGS .HETHOD 0" ASYSCHRONOUS SEQCENTlAL ClRCUTS 
J CKJ CKK 
PHS' PH7+PH8+PHI I ROY PH2+PH6 
PHI·WR START 
PH,L SERO PH3+PHlI 
PH2 UC INFROY PH4+PHS+PH7 
PH3 SERO PH2 
PH3 ADRO PHI 
PHI·WR START PH7 + PH8 + PH9 PHIO' UC INFRDY 
PH3+PH6 CMDO PHI 
PH6· PARF SERO PHI 
PH6'PARF SERO PHIO 
PH9 SERO PH6+PHII 
(PH2+PHIO)·UC INFRDY PHI 
a) 
INFSTs" PH2 + PH4 + PH9 SERI = PHJ + PH6 
INFST R"" PH3+PH6+PHII 
b) 
Fiy_ 7 
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Preset Clear 
ZER 1" 
I" -
I" ZER 
I" ZER 
I" ZER 
I" ZER 
I" ZER 
I" ZER 
I" ZER 
I" ZER 
I" ZER 
I" ZER 
I" ZER 
The control functions of the output signals are shown in Fig. 7.b, and the 
scheme of the network in Fig. 8. For simplicity, the Preset and Clear inputs are 
not indicated in this figure. 
changes 
The inputs that are able to change simultaneously can also be taken into 
account, and, with certain restrictions (e.g., the use of running clock signals, 
application of auxiliary networks), there exist realizations for such cases, too: 
This is possible because the J input of the phase register element agrees with the 
D input of the D flip-flop, and its CKJ input with the input of the flip-flop clock 
signal, and thus the synchronizing property of the D flip-flop can be utilized. 
Furthermore, input signals changing asynchronously produce multiple input 
changes. In general, the sequence of change of these signals is not known. The 
same concept is also meant by the terms "asynchronous signal change" and 
"asynchronism of signals". These can also refer to the outputs of logical 
functions if the functions depend on signals changing asynchronously. The 
term "asynchronous version of the flow diagram instruction" means that the 
value of the function associated with it may change asynchronously with 
Q Q Q Q Q Q Q Q 
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respect to another function of the flow diagram. The term "asynchronous flow 
diagram instruction" has the same meaning. A possible approach to the 
problems of multiple input changes is to group the asynchronous signal 
changes according to their effects on the logical network. 
5.1 Aligmnent of signals (trivial asynchronism) 
change signals varying asynchronously with respect to each other 
does not affect the operation of the , when a value complex 
arises that produces a change in the value of an F or G function, then this value 
complex will exist as long as desired the network structure. In other words, 
the outputs of functions F and G continue to change as if only single input 
changes occurred at the 
The signals changing in the way described above do not affect the symbol 
system of the flow diagram, since their asynchronism does not appear at the 
outputs of functions F and G. 
5.2 j nitialization 
Certain signal changes cause the network to assume its initial position 
irrespective of the signals change at the same time. It will 
remain in the initial positiol1, irrespective of how the other input signals change, 
until the initializing signal anew. from among the signals 
changing asynchronously, initializing the network have absolute priority 
over the others. 
flow diagram by means of the 
means a logical function of the input 
is set into its initial position, 
other instruction functions (F and G). 
A becomes 0. The branch of 
initial phase, and its "NO" branch to a triggering 
determination of that phase in which the 
initializing instruction occurs. function A has absolute priority over the 
other functions, it must present in each phase except where the verbal 
specification solved indicates that in certain phases function A 
will never be "1". the initial phase itself, the initializing instruction means 
that the branch = 1) maintains the phase independently of the 
changes the value offunction F of the triggering instructions, while the "NO" 
branch =0) enables the phase transitions. 
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5.3 Waiting for the asynchronous signal with clock signal 
This is the case \"here G changes asynchronously with respect to its 
associated function F and the "NO" branch of function G does not lead to a 
new phase (see Fig. 9.b). The asynchronism of the two functions with respect to 
each other indicates a corresponding asynchronism of two or more input 
signals. The term derives from the fa~t that similar tasks often occur when 
networks are being synchronized. 
5.4 Branching from an asynchronous signal 
The difference to the previous section is that the "NO" branch of function 
G also leads to a new phase (see Fig. 9.c). In other words: the phase transition 
produced by the transition 0-1 arising on the output offunction F depends on 
the instantaneous value of function G. Formally, the previous section can be 
regarded as a special case of this section. The distinction is justified by the 
essential differences in realization that will be discussed later. 
DESIGN JIETIIOD OF A.HNCIIRONOUS SEQlENTIAL CIRCUITS 161 
5.5 Asynchronism of the signals causing a phase transition 
The outputs of the functions F taking part in the development of the given 
phase may change from 0 to 1 asynchronously with respect to each other as a 
result of multiple input changes (see Fig. 9.d). In the network, the next phase is 
determined by the first transition 0-1 just arising on the output of function F. 
The asynchronism of a given function F is to be interpreted as follows: Its 
output may change from 0 to 1 with respect to a similar change of the other 
functions F taking part in the development of the phase, but cannot change 
asynchronously with respect to a similar change of functions F taking part in 
the development of the phases that precede and foHow the given phase. All of 
the changes mentioned in the previous sentence are enabled by a corresponding 
function G. Thus, the particular function F whose output changes asynchron-
ously from 0 to 1 only when its function G does not enable these changes is not 
considered to be asynchronously changing. An asynchronous trigger in-
struction means the asynchronism of at least two functions F with respect to 
each other. The asynchronism of a given function F alone does not mean that it 
can change asynchronously with respect to its associated function G, since the 
asynchronism of these function pairs is taken into account according to 
Sections 5.3 and 5.4. 
The asynchronism of the functions F of two phases following one another 
is not enabled because this would be meaningless from the viewpoint of the 
output combination sequence. Otherwise, some output signals could last for a 
very short period of time, for 0 time in principle, which is not permissible. From 
the viewpoint of the designer, all of the functions F whose asynchronism with 
respect to each other must be reckoned with in the given situation, have to be 
placed in a single phase. 
These cases of asynchronism do not affect the procedure of checking the 
flow diagram, as mentioned in Section 3, except that also functions A must also 
be considered when functions F are examined. 
The trivial asynchronism does not affect the realization by its character. 
The initializing instruction is implemented by use of the Preset and Clear 
inputs of the IC flip-flops built into the phase register elements. If the phase is 
not initial, the network for the function A located there has to be connected to 
the Clear input of the phase register elements constituting the phase. If the 
phase is initial, thert the A network located there has to be connected to the 
Preset input of the phase register elements constituting the phase. Owing to 
the disjunction of the outputs of the phase register elements, it is sufficient to 
6* 
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control only a single Preset input. The Preset and Clear inputs of the IC flip-
flops have priority over the other inputs. Thereby, the function A of the 
initializing instruction assumes priority, considering that there is no other 
sequential part in the asynchronous phase register network. The S - Rand 
D - G flip-flops placed in the output part are controlled by means of the 
phases, so that they, too, assume their initial positions. When initialization 
arises during a multiple input change, then it assumes priority for similar 
reasons, but freedom from "peaks" on the network outputs is not guaranteed. 
In the same way, at the cessation of initialization, a phase transition due to a 
multiple input change may occur. 
Following from its character, the phase register solves the case termed 
"waiting for the asynchronous signal 'with clock signal" (see 5.3). 
In the phase register elements, function G controls the D input of the 
lC D flip-flops, and function F controls the Clock input. Thus, in fact the D flip-
flop samples the instantaneous value of function G. One of the main 
applications of such flip-flops is the solution of similar synchronizing problems 
in networks built on different principles. The present case is a case of sampling: 
when the 0 - 1 transition occurs on the output of function F, the D flip-flop in 
the phase register element either triggers or not, depending on the instanta-
neous value of function G just changing. The solution of this problem of 
asynchronism applies with certain restrictions. As is known from literature [17, 
18J, if the D input of a D flip-flop changes just when the qock input changes 
from 0 to 1, the D flip-flop may oscillate. Nothing can be said about the 
duration of the self-excitation, i.e. it may last for a very long period. It has been 
demonstrated in the literature that the self-excitation has an inherent cause, i.e., 
it is not caused by technological or logical design errors. From this it follows 
a logical which contains a synchronizing made necessary by 
its purpose may incorrectly, no matter which principle it is built on; this 
property cannot be regarded as a special disadvantage of the asynchronous 
phase register network being discussed. Proper functioning is guaranteed if the 
prescribed setup and hold times relative to the D input can be kept. As, for 
example in the S1:',J74 series, this period lasts about 5 ns, the probability of an 
incorrect operation is not great, since, owing to other circuit delays, the input 
and output signal sequences of the networks are considerably slower. 
As there is no generalizable method, a concrete example will illustrate the 
solution of the problem. 
The case termed "branching from an asynchronous signal" and discussed 
in Section 5.4 cannot be solved by means of a single asynchronous phase 
register network because there is a danger that either both or neither of two 
phase register elements taking part in producing different phases will be set, 
since either G or G of the same function G is connected to their inputs J. 
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The case termed "asynchronism of signals causing phase transition" and 
discussed in Section 5.5 cannot be solved by a single asynchronous phase 
register network, for the coincidence of the edges arising on the outputs of 
functions F may result in several phases being set. Fig. 10 shows the simplified 
flow diagram of the channel selection register of a control unit. The control unit 
can work simultaneously with two IBM 360 channels. When it is transferring 
data over one channel at the moment when the other requests an initial 
selection, then it responds to the second one with a short busy sequence, then, 
after having finished the data transfer, indicates by service request that it is free. 
Ifit does not communicate with any of the channels, then it grants data transfer 
to the first of the initial selection initiatives. The connection of the channels and 
of two signal flow controllers of the interface capable of operating simulta-
neously is performed by the channel selection register. It has two output 
signals. A = 1 indicates that channel A is transferring data, B = 1 indicates the 
same for channel The value combination A = B = 1 is excluded while A = B 
Phase "CS1" 
Phase .. CSr3;;,."=~===, 
00 , CLOCK Z·I? 1-
L-_________ ~~ 
Fig. 10 
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= 0 indicates the initial state of the control unit, i.e. readiness for the initiation 
of the channels. In Fig. 10 the interface signals of channel A begin with the letter 
A, those of channel B with the letter B. Signals lA and IB indicate the 
recognition of the addresses sent by channel A and channel B, respectively. 
Signals AR and BR are generated by the controller of the data transfer flow 
after transfer of the final status. As there is no connection of any kind between 
the two computers, except for the interface, the beginning of the initial selection 
sequences started by the channels may coincide in time. This makes it necessary 
to sample the channel signals controlling the selection in the asynchronous 
triggering instructions in phase CS 1. 
The solution of the problem is shown in Fig.1l.a. The solution of the 
asynchronism problem requires two-phase running clock signals, which are 
generated from the square CLOCK signal by the network shown in Fig. ll.b. 
The solution, in fact, leads to a synchronous network, since the phase 
transitions are controlled by the tV'IO-phase clock signal. The role of CLOCK 1 
is unique. CLOCK 2 is necessary because the signals AR and BR may appear at 
any time with respect to CLOCK 1. The condition of proper operation is that 
the period of the two-phase clock signals be at most half of the duration of the 
Phase "CS1" 
Fig. 11.11 
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other input signals. CLOCK 2 could be omitted if a start able clock signal 
generator would have been used, whose output signal could substitute for 
CLOCK 1. I t could be started by the appearance of the phase CS 1. 
As the flow diagrams shown in Fig. 11.a and 11.b contain only the cases of 
asynchronism mentioned in Section 5.3, they are realized in the same way as in 
Example 4.4 (Section 4.4.5). 
Reference [4J also discusses the co-operation of asynchronous phase 
register networks. To co-operate with equipment build on different principles, 
clocked (synchronous) flip-flops and monostable, too, can be used in the 
network part producing the output signals. 
Conclusions 
The steps of the design process can be summarized as follows: 
- Construction of the flow diagram on the basis of a verbal or other 
specification of the problem. 
- Checking the properties of functions F and G of the flow diagram. If 
any of them is missing, modification of the flow diagram must be done 
according to a new interpretation of the specification. 
- Checking the properties of functions K of the flow diagram. In case of 
any error, modification of the flow diagram and repeated execution of 
the previous step have to be performed. 
- Based on the flow diagram, and according to the network structure 
shown in Fig. 4, determination of the control functions of the phase 
register. 
- Determination of the control functions of the output part. 
The discussed design method has the following features: 
- The operation is described by means of a flow diagram, which is the 
basis of the design. 
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- The network structure is based on a phase register. 
- It is possible to take multiple input changes into account. 
- Once the flow diagram has been constructed, the design "vork is 
completely systematic. 
The network is free from errors due to essential hazards and critical 
race conditions, which does not need any special examinations since it 
is ensured by the ICs present in the phase register elements. 
- The network realizes can be considered speed-independent. Here, this 
means that the signal-delaying effect of the circuits of the network with 
respect to each other does not affect the proper operation. Of course, 
the speed of the input signal sequence must not exceed the maximum 
operational speed determined by the path of signal 
transmission. 
This latter property is very important, since by dividing a global 
design into steps, the work of logical designer that the production 
engineer tend to become more and more separated. the designer has less 
and less influence upon the topology and arrangement of the boards, and 
upon the solution of the buffering problems caused by dimensions. n.l1UL!l\~! 
difficulty arises from the increasing number of manufacturers 
changing purchasing possibilities. Switching from one source to another 
may cause problems because of deviations in delay values. 
As for the fields of application, the discussed can 
constructions involving a great 
long control sequences 
of input signals is 
from one phase into many 
diagram this means that 
owing to the genera! 
control signals not coded in the 
system of "1 out ofn". 
and many peripherals are 
processes, too, the signals coming from 
independent logical effects and many of 
In 
physical sensors usuallv have 
combinations are excluded. 
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